4.3 Article

Wafer-level Cu-Cu bonding technology

期刊

MICROELECTRONICS RELIABILITY
卷 52, 期 2, 页码 312-320

出版社

PERGAMON-ELSEVIER SCIENCE LTD
DOI: 10.1016/j.microrel.2011.04.016

关键词

-

向作者/读者索取更多资源

Semiconductor industry currently utilizes copper wafer bonding as one of key technologies for 3D integration. This review paper describes both science and technology of copper wafer bonding with regard to present applications. The classification of Cu bonding, bonding mechanisms, process developments, its microstructure evolution, as well as other characterizations are reviewed. Researches about patterned Cu bonding, future prospects, and 3D integration using Cu bonding are discussed in this paper. (C) 2011 Elsevier Ltd. All rights reserved.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.3
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

Article Engineering, Manufacturing

Investigation of Low-Temperature Cu-Cu Direct Bonding With Pt Passivation Layer in 3-D Integration

Demin Liu, Tsung-Yi Kuo, Yu-Wei Liu, Zhong-Jie Hong, Ying-Ting Chung, Tzu-Chieh Chou, Han-Wen Hu, Kuan-Neng Chen

Summary: The use of Pt as a metal passivation material enables low-temperature Cu-Cu direct bonding with good bonding surface and strength. Cu atoms diffuse through the passivation layer to form a new layer without pretreatment, making it suitable for 3-D integrated circuits and heterogeneous integration.

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY (2021)

Article Engineering, Electrical & Electronic

Atomic Layer Deposition Plasma-Based Undoped-HfO2 Ferroelectric FETs for Non-Volatile Memory

Jun-Dao Luo, Yu-Ying Lai, Kuo-Yu Hsiang, Chia-Feng Wu, Hao-Tung Chung, Wei-Shuo Li, Chun-Yu Liao, Pin-Guang Chen, Kuan-Neng Chen, Min-Hung Lee, Huang-Chung Cheng

Summary: By modifying the O-2 plasma period in PE-ALD, the undoped-HfO2 FeFET demonstrates enhanced remnant polarization and successful integration.

IEEE ELECTRON DEVICE LETTERS (2021)

Article Engineering, Electrical & Electronic

Electrical Characteristics and Reliability of Wafer-on-Wafer (WOW) Bumpless Through-Silicon Via

Yi-Chieh Tsai, Chia-Hsuan Lee, Hsin-Chi Chang, Jui-Han Liu, Han-Wen Hu, Hiroyuki Ito, Young Suk Kim, Takayuki Ohba, Kuan-Neng Chen

Summary: The electrical characteristics and reliability of the wafer-on-wafer (WOW) bumpless through-silicon via (TSV) structure were investigated and a new lumped circuit model was proposed to simulate its performance. The 12-layer stacked bumpless TSV structure showed low transmission loss and excellent signal integrity. A complete reliability study revealed excellent electrical and mechanical properties, indicating great potential for 3-D integration.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2021)

Article Engineering, Electrical & Electronic

Investigation of Metal Interconnect for Wafer-Level and Sealable Miniaturized MEMS Encapsulation

Yi-Chieh Tsai, Yi-Cheng Huang, Yu-Ting Huang, Han-Wen Hu, Kuan-Neng Chen

Summary: Different combinations of metal thin films were investigated for metal interconnect in MEMS encapsulation, with Ti-Pd-Au structure identified as the most stable and sealing-efficient option. Various tests validated the bonding scheme with plasma treatment for reduced thermal budget and enhanced reliability against temperature variation and moisture, indicating great potential for advanced miniaturized MEMS packaging.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2021)

Article Engineering, Manufacturing

Study of Bondable Laser Release Material Using 355 nm Energy to Facilitate RDL-First and Die-First Fan-Out Wafer-Level Packaging (FOWLP)

Chia-Hsin Lee, Baron Huang, Jennifer See, Luke Prenger, Yu-Min Lin, Wei-Lan Chiu, Ou-Hsiang Lee, Kuan-Neng Chen

Summary: This article presents a thorough evaluation of four bondable laser release materials for RDL-first and die-first FOWLP, based on absorption coefficient, thermal stability, and pull-off adhesion. Through FIB inspection and die bonding test, it was demonstrated that a specific material achieved excellent packaging results at lower temperatures.

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY (2022)

Article Engineering, Electrical & Electronic

Scheme for Multi-Chiplet Integration With Low Thermal Budget by Asymmetric Cu-Cu Bonding With Au Passivation Bonding Structure

Zhong-Jie Hong, Ming-Wei Weng, Chih-Han Chen, Mu-Ping Hsu, Han-Wen Hu, Tai-Yu Lin, Ying-Chan Hung, Kuan-Neng Chen

Summary: This study proposes a multi-chiplet integration scheme by utilizing Cu-Cu bonding with low thermal budget and an asymmetric passivation bonding structure. The single-sided passivation structure is achieved through one-sided heating thermal compression bonding at 150°C, enhancing bonding quality with a small grain size passivation layer. Transmission electron microscope analysis of the bonding interface of the single-sided passivation structure and its corresponding mechanism is inferred. Compared to the original passivation structures, the single-sided passivation structure not only enhances bonding quality but also provides higher bonding strength with lower contact resistance than Cu-Cu direct bonding, making it applicable for multi-chiplet integration.

IEEE ELECTRON DEVICE LETTERS (2023)

Article Chemistry, Physical

Development of low-temperature bonding platform using ultra-thin area selective deposition for heterogeneous integration

Mu-Ping Hsu, Chi-Yu Chen, Hsin-Chi Chang, Zhong-Jie Hong, Ming-Wei Weng, Kuan-Neng Chen

Summary: The Cu-Cu bonding technology is crucial for heterogeneous integration and overcoming the limitations of transistor miniaturization. This study presents a next-generation passivation bonding technology that allows chips to be bonded at temperatures below 200°C, simplifying the complex process. The investigation of area-selective films and bonding mechanism using transmission electron microscope (TEM) reveals exceptional film quality and bonded reliability.

APPLIED SURFACE SCIENCE (2023)

Article Engineering, Electrical & Electronic

Single-Crystal Germanium by Elevated-Laser-Liquid-Phase-Epitaxy (ELLPE) Technique for Monolithic 3D ICs

Hao-Tung Chung, Yu-Ming Pan, Nein-Chih Lin, Zhong-Jie Hong, Bo-Jheng Shih, Chih-Chao Yang, Chang-Hong Shen, Po-Tsang Huang, Huang-Chung Cheng, Kuan-Neng Chen, Chenming Hu

Summary: This letter proposes and demonstrates the growth of single-crystal Germanium (Ge) by elevated-laser-liquid-phase-epitaxy (ELLPE) and the fabrication of Ge Fin field-effect transistors (FinFETs) for monolithic three-dimensional integrated circuits (monolithic 3D ICs). The technique allows for the fabrication of single-crystalline (100) Ge film and FinFETs without random grain boundaries. The ELLPE Ge FinFETs exhibit superior performance and uniformity compared to poly-Ge FinFETs, and the maximum temperature during the ELLPE technique is below 400 ?, enabling monolithic 3D integration of ICs.

IEEE ELECTRON DEVICE LETTERS (2023)

Article Engineering, Manufacturing

Negative-Tone Photosensitive Polymeric Bonding Material to Enable Room Temperature Prebond for Cu/Polymer Hybrid Bonding

Chia-Hsin Lee, Chung-An Tan, Michelle Fowler, Ting-Yu Ko, Yu-Min Lin, Wei-Lan Chiu, Ou-Hsiang Lee, Kuan-Neng Chen

Summary: This article evaluates a negative-tone i-line photosensitive polymeric bonding material for low-temperature Cu/polymer hybrid bonding, which has suitable mechanical properties and chemical characteristics, opening up new possibilities for low-temperature Cu/polymer bonding.

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY (2023)

Review Chemistry, Multidisciplinary

Cu-Based Thermocompression Bonding and Cu/Dielectric Hybrid Bonding for Three-Dimensional Integrated Circuits (3D ICs) Application

Yuan-Chiu Huang, Yu-Xian Lin, Chien-Kang Hsiung, Tzu-Heng Hung, Kuan-Neng Chen, Seiichi Miyazaki, King-Ning Tu

Summary: Advanced packaging technology is increasingly important in the semiconductor industry for its higher I/O density compared to conventional soldering technology. Cu-Cu bonding is preferred in advanced packaging due to its excellent electrical and thermal properties, but its high thermal budget caused by Cu oxidation poses challenges. Reducing the thermal budget and preventing Cu oxidation are important considerations in low-temperature hybrid bonding processes.

NANOMATERIALS (2023)

Article Engineering, Electrical & Electronic

High-Performance P-Type Germanium Tri-Gate FETs via Green Nanosecond Laser Crystallization and Counter Doping for Monolithic 3-D ICs

Hao-Tung Chung, Yu-Ming Pan, Nein-Chih Lin, Bo-Jheng Shih, Chih-Chao Yang, Chang-Hong Shen, Huang-Chung Cheng, Kuan-Neng Chen

Summary: This paper presents a method of fabricating p-type Germanium (Ge) tri-gate field-effect transistors (Tri-gate FETs) using green nanosecond laser crystallization (GNSLC) and counter doping (CD). The GNSLC process transforms the nano-crystalline-Ge (nc-Ge) into polycrystalline Ge (poly-Ge) with improved crystallinity. Further processes such as chemical-mechanical planarization (CMP) and CD are utilized to improve the performance of the Ge Tri-gate FETs. The resulting GNSLC Ge Tri-gate FETs exhibit better crystallinity and performance parameters such as threshold voltage (V-th), ION, and IOFF.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2023)

Article Engineering, Manufacturing

Ultrathin Glass-Based Wafer-Level Integration for Miniaturized Hermetic MEMS Application

Yu-Ting Huang, Yi-Chieh Tsai, Yi-Cheng Huang, Han-Wen Hu, Kuan-Neng Chen

Summary: In this article, a glass-based hermetic structure with a thickness thinner than 200 $\mu \text{m}$ and a size smaller than 1 mm2 is introduced, showing the potential for realizing the miniaturization of microelectromechanical systems (MEMS) with high throughput. The material selection of metal wire for the development of this new wafer-level packaging platform is studied. The technique of metal patterning on the cavity structure is demonstrated for the fabrication of seal ring and electrical connection simultaneously. Finally, the ultrathin hermetic structure is sealed by metal-to-metal bonding at wafer level. These technologies can be widely used in advanced miniaturized packaging applications for next-generation electronic components.

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY (2023)

Article Engineering, Electrical & Electronic

A Low-Cost Passivation for Low Temperature Cu-Cu Bonding Using PVD-Deposited Cu3N

Tzu-Heng Hung, Ping-Jung Liu, Chiao-Yen Wang, Tsai-Fu Chung, Kuan-Neng Chen

Summary: This study investigates the use of PVD-deposited Cu3N as a passivation material for Cu bonding. The decomposition of Cu3N and its bonding capabilities at low temperatures are explored. The results demonstrate successful Cu3N-Cu3N bonding and Cu bonding using Cu3N passivation.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2023)

Article Engineering, Electrical & Electronic

Hybrid Soldering 2.3D Assembly With High Reliability and Low Cost

Han-Wen Hu, Yu-Wei Huang, Yi-Chieh Tsai, Meng-Kai Shih, Kuan-Neng Chen

Summary: In this study, an advanced 2.3D solution is proposed to integrate RDL interposer and FR-4 substrate using hybrid soldering technique. The simulation and experimental results validate that this solution has great potential for high reliability 2.3D assembly without the need for underfill.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2022)

Article Engineering, Electrical & Electronic

Demonstration of Low-Temperature Fine-Pitch Cu/SiO2 Hybrid Bonding by Au Passivation

Demin Liu, Po-Chih Chen, Tzu-Chieh Chou, Han-Wen Hu, Kuan-Neng Chen

Summary: Fine pitch Cu/SiO2 hybrid bonding was successfully achieved at a low temperature of 120 degrees C using Au passivation method, showing stable electrical performance. This method exhibits excellent bonding quality, low thermal budget, and high reliability, making it highly feasible for 3D IC and heterogenous integration applications.

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY (2021)

Article Engineering, Electrical & Electronic

Current imbalance analysis of multichip influenced by parasitic inductance within PP-IEGT

Zhiqiang Wang, Siyang Dai, Yao Zhao, Guofeng Li, Bing Ji, Volker Pickert, Bowen Gu, Shuai Ding

Summary: This paper proposes a lumped-charge model for IEGT single chip, considering the effect of carrier injection enhancement in the emitter. The parasitic inductance of the parallel branches in PP-IEGT is extracted using Ansys simulation, and the validity of Ansys simulation is verified. Furthermore, the switching inconsistency is evaluated by combining the electrical model and the effect of mutual inductance, and it is found that mutual inductance is an important factor influencing electrical parameter distribution.

MICROELECTRONICS RELIABILITY (2024)

Article Engineering, Electrical & Electronic

Wavelet-based rapid identification of IGBT switch breakdown in voltage source converter

Sankha Subhra Ghosh, Surajit Chattopadhyay, Arabinda Das, Nageswara Rao Medikondu, Abdulkarem H. M. Almawgani, Adam R. H. Alhawari, Sudipta Das

Summary: This article describes a method for identifying the IGBT switch breakdown failure in a 3-phase, 3-level Voltage Source Converter linked to the photovoltaic grid. Comparative learning has been used to detect the specific parameter suitable for the detection of the failure.

MICROELECTRONICS RELIABILITY (2024)

Article Engineering, Electrical & Electronic

Bond-pad damage in ultrasonic wedge bonding

Milad Khajehvand, Henri Seppanen, Panthea Sepehrband

Summary: Using SEM/EDX analysis, microscale fracture at the bond-pad is detected during the wedge bonding process of Cu wire to a Cu or Al substrate. It is observed that the fracture of the bond leads to the formation of a bulge on the wire and a cavity in the substrate, causing fracture in the original substrate. 3D optical profiler reveals that the depth, radius, and surface area of the cavity increase with bond time for a constant bond force and power. These metrics are suggested as new factors for optimizing the wedge bonding process. The optimal bonding parameters should maximize the cavity's surface area (related to bond's pull force) while minimizing the cavity's depth relative to the substrate's thickness to avoid substrate damage. Furthermore, Molecular Dynamics simulations propose a potential plastic deformation mechanism for bond-pad damage, suggesting the benefits of using a small-grain-sized substrate, low transducer's vibration amplitude, and high transducer's frequency to minimize the cavity's depth.

MICROELECTRONICS RELIABILITY (2024)