期刊
IEEE TRANSACTIONS ON ELECTRON DEVICES
卷 58, 期 1, 页码 236-250出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TED.2010.2082545
关键词
Digital integrated circuits; logic devices; low power circuit; microelectromechanical systems; microswitches; subthreshold slope; 60 mV/dec
资金
- C2S2 and MSD Focus Centers
- DARPA/MTO NEMS
- Berkeley Wireless Research Center under the National Science Foundation [0403427]
Microelectromechanical relays have recently been proposed for ultra-low-power digital logic because their nearly ideal switching behavior can potentially enable reductions in supply voltage (V-dd) and, hence, energy per operation beyond the limits of MOSFETs. Using a calibrated analytical model, a sensitivity-based energy-delay optimization approach is developed in order to establish simple relay design guidelines. It is found that, at the optimal design point, every 2x energy increase can be traded off for a similar to 1.5x reduction in relay delay. A contact-gap-to-actuation-gap thickness ratio of 0.7-0.8 is shown to result in the most energy-efficient relay operation, implying that pull-in operation is preferred for an energy-efficient relay design. Based on the analytical model and design guidelines, a scaling theory for relays is presented. A scaled relay technology is projected to provide > 10x energy savings over an equivalent MOSFET technology, for circuits operating at clock frequencies up to similar to 100 MHz.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据