4.3 Article

HBM ESD Robustness of GaN-on-Si Schottky Diodes

期刊

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TDMR.2012.2217746

关键词

Electrostatic discharge (ESD); Gallium Nitride (GaN); human body model (HBM); Schottky diodes

资金

  1. IMEC GaN
  2. ESD

向作者/读者索取更多资源

The ESD robustness of GaN-on-Si Schottky diodes is investigated using on-wafer HBM and TLP. Both forward and reverse diode operation modes are analyzed as a function of device geometry, which strongly impact the corresponding failure mechanism. In forward mode, the anode-to-cathode length reduction and the total device width increase are beneficial for ESD robustness; however, in reverse mode, the ESD robustness does not depend on the total device width and saturates at around 400 V for medium and long anode-to-cathode lengths. The corresponding failure mechanisms are respectively attributed to the current distribution and Si substrate breakdown under forward and reverse mode ESD stresses.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.3
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

Article Engineering, Electrical & Electronic

Investigation of the Impact of Hot-Carrier-Induced Interface State Generation on Carrier Mobility in nMOSFET

Zhicheng Wu, Jacopo Franco, Brecht Truijen, Philippe Roussel, Ben Kaczer, Dimitri Linten, Guido Groeseneken

Summary: A comprehensive investigation was conducted on the hot-carrier-induced interface state generation and its impact on carrier mobility in nMOSFET. The study utilized I-V compact modeling and charge pumping characterization to evaluate the interface state density, with both techniques showing similar power-law time exponents. The results suggest a universal mobility degradation normalization parameter, regardless of factors such as effective oxide thickness or stress temperature.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2021)

Article Engineering, Electrical & Electronic

ESD HBM Discharge Model in RF GaN-on-Si (MIS)HEMTs

Wei-Min Wu, Ming-Dou Ker, Shih-Hung Chen, Arturo Sibaja-Hernandez, Sachin Yadav, Uthayasankaran Peralagu, Hao Yu, AliReza Alian, Vamsi Putcha, Bertrand Parvais, Nadine Collaert, Guido Groeseneken

Summary: Gallium nitride (GaN) technologies play an important role in commercial advanced RF systems, but face challenges in reliability due to electrostatic discharge (ESD). A mis-correlation between standard-defined human body model (HBM) ESD robustness and commonly used transmission line pulse (TLP) failure current was observed in GaN high electron mobility transistors (HEMTs). A discharge model is proposed to explain the mechanism, and simulations confirm that the mis-correlation is due to 2-dimensional electron gas (2DEG) resistance modulation in response to HBM ESD transient voltage waveforms.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2022)

Article Engineering, Electrical & Electronic

LaSiOx- and Al2O3-Inserted Low-Temperature Gate-Stacks for Improved BTI Reliability in 3-D Sequential Integration

Zhicheng Wu, Jacopo Franco, Anne Vandooren, Hiroaki Arimura, Lars-Ake Ragnarsson, Philippe Roussel, Ben Kaczer, Dimitri Linten, Nadine Collaert, Guido Groeseneken

Summary: This article proposes a method to improve the reliability of high-k/metal gate structures by inserting defect decoupling layers between SiO2 and HfO2. The study shows that LaSiOx has little impact on carrier mobility, while Al2O3 can improve both positive and negative BTI reliability. Furthermore, the simplified dual gate-stack integration strategy is explored, indicating that the pMOS gate-stack is more tolerant to the presence of a residual LaSiOx layer.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2022)

Article Engineering, Electrical & Electronic

ESD nMOSFETs in Advanced Bulk FinFET Technology With Dual S/D Epitaxy

Wen-Chieh Chen, Shih-Hung Chen, Thomas Chiarella, Geert Hellings, Dimitri Linten, Guido Groeseneken

Summary: The electrostatic discharge (ESD) reliability of OFF- and ON-state NMOS field-effect transistors in a bulk FinFET technology is investigated in this study. The study focuses on the impacts of gate pitch (GP) and gate length (L-g) on the epitaxy of source and drain regions. It is found that a large GP leads to nonuniform epitaxy and high power density localization in the device, while a large L-g improves the ESD performance. Additionally, the study reveals that the clamping voltage and ON-resistance of the ON-state NMOSFET are influenced by L-g and GPs, with shorter L-g and the same gate space achieving better ESD performance.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2022)

Article Engineering, Electrical & Electronic

Trapping of Hot Carriers in the Forksheet FET Wall: A TCAD Study

M. Vandemaele, B. Kaczer, S. Tyaginov, J. Franco, E. Bury, A. Chasin, A. Makarov, G. Hellings, G. Groeseneken

Summary: We simulate the spatial profile of trapped charge in the forksheet FET wall under hot-carrier stress and find that the charge trapping occurs above and below the horizontal projection of the sheet. The charge profile is independent of the sheet width, and the trapping in the forksheet FET wall is significantly smaller than the trapping in the gate stack.

IEEE ELECTRON DEVICE LETTERS (2023)

Article Engineering, Electrical & Electronic

ON-State Human Body Model ESD Failure Mechanisms in GaN-on-Si RF MIS-HEMTs

Wei-Min Wu, Shih-Hung Chen, Chun-An Shih, Bertrand Parvais, Nadine Collaert, Ming-Dou Ker, Tian-Li Wu, Guido Groeseneken

Summary: Gallium nitride (GaN)-on-Si technologies for advanced RF applications have been drawing attention in the semiconductor industry, along with challenges in RF electrostatic discharge (ESD) reliability. Investigating both positive and negative ESD stress polarities is equally important. In this study, four scenarios of positive and negative human body model (HBM) stresses were conducted on GaN-on-Si (MIS-HEMTs) with gate-tied-to-source and gate-tied-to-drain configurations. It was found that the negative GS MIS-HEMT exhibited a failure mechanism different from the constant-power 2DEG failure mechanism in the typical positive GS (MIS-HEMT).

IEEE ELECTRON DEVICE LETTERS (2023)

Article Engineering, Electrical & Electronic

Variability in Planar FeFETs-Channel Percolation Impact

K. Kaczmarek, M. Garcia Bardon, Y. Xiang, N. Ronchi, L. -A. Ragnarsson, U. Celano, K. Banerjee, B. Kaczer, G. Groeseneken, J. Van Houdt

Summary: We investigate the origins of threshold voltage (V-TH) variability in planar ferroelectric FETs (FeFETs) by considering both process variations and source-drain channel percolation. By using a percolation-aware physics-based multidomain FeFET model, we are able to accurately capture the measured V-TH statistics across various channel dimensions in fabricated devices. Our findings suggest that the bimodal V-TH distribution observed in large devices can be explained by percolation, while the transition to a monomodal distribution in scaled devices is qualitatively reproduced by the overlapping Pelgrom-type and percolative variabilities in the model. Furthermore, we demonstrate that the percolation-related FeFET V-TH variability is minimized when the channel aspect ratio is equal to 1 in terms of device geometry.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2023)

Proceedings Paper Engineering, Multidisciplinary

Investigating Nanowire, Nanosheet and Forksheet FET Hot-Carrier Reliability via TCAD Simulations

Michiel Vandemaele, Ben Kaczer, Erik Bury, Jacopo Franco, Adrian Chasin, Alexander Makarov, Hans Mertens, Geert Hellings, Guido Groeseneken

Summary: We present TCAD simulation studies on the hot-carrier reliability of nanowire (NW), nanosheet (NS), and forksheet (FS) FETs. The simulations involve solving the Boltzmann transport equation, calculating interface state generation and bulk defect charging, and evaluating the impact of generated/trapped charges on FET characteristics. We discuss the models used in hot-carrier simulation flows, anneal measurements, and validate the simulation models by comparing with NW FET measurements, providing insights for NS and FS FETs.

2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS (2023)

Proceedings Paper Engineering, Electrical & Electronic

Comprehensive Investigations of HBM ESD Robustness for GaN-on-Si RF HEMTs

S. Abhinay, W. -M. Wu, C. -A. Shih, S. -H. Chen, A. Sibaja-Hernandez, B. Parvais, U. Peralagu, A. Alian, T. -L. Wu, M. -D. Ker, G. Groeseneken, N. Collaert

Summary: This paper presents an extensive experimental study and simulations on the impact of different stress scenarios on the ESD robustness of GaN RF HEMTs. The study highlights the importance of different current discharge paths for each stress scenario and verifies the contribution of the on-state gate Schottky diode to the robustness of the HEMTs. Additionally, three types of HBM failure mechanisms are identified under different stress scenarios.

2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM (2022)

Proceedings Paper Engineering, Multidisciplinary

Simulation Comparison of Hot-Carrier Degradation in Nanowire, Nanosheet and Forksheet FETs

Michiel Vandemaele, Ben Kaczer, Stanislav Tyaginov, Erik Bury, Adrian Chasin, Jacopo Franco, Alexander Makarov, Hans Mertens, Geert Hellings, Guido Groeseneken

Summary: Forksheet (FS) FETs are a new transistor architecture that utilizes vertically stacked nFET and pFET sheets with a dielectric wall, reducing p-to-n separation. Hot-carrier degradation (HCD) simulations show that both FS FETs and NS FETs can reduce HCD with increasing sheet width when considering interface state generation. Furthermore, an initial assessment suggests that the impact of oxide defect charging in the FS wall can be controlled under operating conditions.

2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) (2022)

Proceedings Paper Engineering, Multidisciplinary

Wafer-Level Aging of InGaAs/GaAs Nano-Ridge p-i-n Diodes Monolithically Integrated on Silicon

Ping-Yi Hsieh, Artemisia Tsiara, Barry O'Sullivan, Didit Yudistira, Marina Baryshnikova, Guido Groeseneken, Bernardette Kunert, Marianna Pantouvaki, Joris Van Campenhout, Ingrid De Wolf

Summary: This study reports for the first time a reliability study on degradation of InGaAs/GaAs nano-ridge p-i-n diodes monolithically integrated on Si by nano-ridge engineering (NRE). The results show that current crowding and Joule heating near the p-contact are responsible for the degradation in forward bias region, while the electrical stress-induced leakage current indicates the degradation of crystal quality in reverse bias region. The study also demonstrates that a sintering process can lower the p-contact resistance and improve electrical stability, and the high aspect-ratio of the trenches leads to effective threading dislocation trapping.

2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) (2022)

Proceedings Paper Engineering, Electrical & Electronic

ESD HBM Discharge Model in RF GaN-on-Si (MIS)HEMTs

W-M Wu, S-H Chen, A. Sibaja-Hernandez, S. Yadav, U. Peralagu, H. Yu, A. Alian, V Putcha, B. Parvais, G. Groeseneken, M-D Ker, N. Collaert

Summary: In this study, an extensive experimental and simulation investigation was conducted to understand the ESD failure mechanisms in RF GaN-on-Si (MIS)HEMTs. It was observed that there is a mis-correlation between the standard-defined HBM ESD robustness and commonly used TLP failure current in GaN (MIS)HEMTs. A novel discharge model was proposed to explain the transient discharge mechanism, which was confirmed by TCAD and SPICE simulations to be attributed to 2DEG channel resistance modulation in response to HBM ESD transient voltage waveforms.

2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) (2021)

Proceedings Paper Engineering, Multidisciplinary

Physics-based device aging modelling framework for accurate circuit reliability assessment

Zhicheng Wu, Jacopo Franco, Brecht Truijen, Philippe Roussel, Stanislav Tyaginov, Michiel Vandemaele, Erik Bury, Guido Groeseneken, Dimitri Linten, Ben Kaczer

Summary: An analytical device aging modelling framework is demonstrated, covering microscopic degradation physics to aged I-V characteristics. Through expanded reliability oriented I-V compact model, proposed analytical solution for channel carrier profiling, and conversion through Poisson's equation, local degradation is propagated into aged I-V characteristics, validated across a wide range of stress conditions in scaled finFET technology.

2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) (2021)

Proceedings Paper Engineering, Multidisciplinary

The properties, effect and extraction of localized defect profiles from degraded FET characteristics

Michiel Vandemaele, Ben Kaczer, Stanislav Tyaginov, Jacopo Franco, Robin Degraeve, Adrian Chasin, Zhicheng Wu, Erik Bury, Yang Xiang, Hans Mertens, Guido Groeseneken

Summary: This study investigates the impact of localized defect profiles on hot-carrier degradation, analyzing the complex relationship between DP and FET degradation as well as the different degradation caused by the same DP in varying device structures. Additionally, the DP simulations are used to understand qualitatively the DP's dependence on stress voltages in FETs and assess the unique extraction of a DP from degraded I-V metrics. The results have implications for HCD modeling.

2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) (2021)

Proceedings Paper Computer Science, Hardware & Architecture

Understanding the memory window in 1T-FeFET memories: a depolarization field perspective

K. Kaczmarek, M. Garcia Bardon, Y. Xiang, L. Breuil, N. Ronchi, B. Parvais, G. Groeseneken, J. van Houdt

Summary: This study utilized a hardware-validated FeFET compact model to predict the V-TH shift on Si:HfO2-FeFETs during Incremental Step Pulse Programming, highlighting the significant impact of the depolarization field across the FE layer on the attainable memory window in multidomain FeFETs.

2021 IEEE INTERNATIONAL MEMORY WORKSHOP (IMW) (2021)

暂无数据