3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections

标题
3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections
作者
关键词
-
出版物
IBM JOURNAL OF RESEARCH AND DEVELOPMENT
Volume 52, Issue 6, Pages 611-622
出版商
IBM
发表日期
2010-04-06
DOI
10.1147/jrd.2008.5388567

向作者/读者发起求助以获取更多资源

Find the ideal target journal for your manuscript

Explore over 38,000 international journals covering a vast array of academic fields.

Search

Add your recorded webinar

Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.

Upload Now