4.6 Article

Human Mobility Characterization from Cellular Network Data

期刊

COMMUNICATIONS OF THE ACM
卷 56, 期 1, 页码 74-82

出版社

ASSOC COMPUTING MACHINERY
DOI: 10.1145/2398356.2398375

关键词

-

资金

  1. National Science Foundation [CNS-0614949, CNS-0627650, CNS-0916246]
  2. Wallace Memorial Fellowship in Engineering from Princeton University
  3. Division Of Computer and Network Systems
  4. Direct For Computer & Info Scie & Enginr [1135953] Funding Source: National Science Foundation

向作者/读者索取更多资源

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.6
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

Article Computer Science, Hardware & Architecture

Quantum Codesign

Teague Tomesh, Margaret Martonosi

Summary: Codesign has been an integral part of computer architecture, with end-user applications and new computational hardware shaping its design and capabilities. Quantum computing similarly relies on codesign approaches, especially in its resource constrained early days.

IEEE MICRO (2021)

Article Computer Science, Hardware & Architecture

GraphAttack: Optimizing Data Supply for Graph Applications on In-Order Multicore Architectures

Aninda Manocha, Tyler Sorensen, Esin Tureci, Opeoluwa Matthews, Juan L. Aragon, Margaret Martonosi

Summary: GraphAttack is a hardware-software data supply approach that accelerates graph applications on in-order multicore architectures, significantly increasing memory-level parallelism to mitigate latency bottlenecks and achieving speedup and energy efficiency gains across various graph application domains.

ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION (2021)

Editorial Material Computer Science, Hardware & Architecture

Navigating the Seismic Shift of Post-Moore Computer Systems Design

Anindya Banerjee, Sankar Basu, Erik Brunvand, Pinaki Mazumder, Branka Cleaveland, Gurdip Singh, Margaret Martonosi, Fernanda Pembleton

IEEE MICRO (2021)

Article Computer Science, Hardware & Architecture

Toward Systematic Architectural Design of Near-Term Trapped Ion Quantum Computers

Prakash Murali, Dripto M. Debroy, Kenneth R. Brown, Margaret Martonosi

Summary: Trapped ions (TIs) are a leading candidate for building Noisy Intermediate-Scale Quantum (NISQ) hardware. A modular architecture named Quantum Charge Coupled Device (QCCD) has been proposed to achieve 50-100 qubit TI devices. Extensive architectural studies have been performed to evaluate the design choices and provide recommendations for highly reliable and performant application executions. The insights from these studies have the potential to influence quantum computing hardware in the near future.

COMMUNICATIONS OF THE ACM (2022)

Article Computer Science, Information Systems

Featherweight assisted vulnerability discovery

David Binkley, Leon Moonen, Sibren Isaacman

Summary: Predicting vulnerable source code helps developers focus on the parts of the code that need closer examination. In this study, function names are used as semantic cues to predict vulnerable functions, aided by a frequency-based algorithm. The transparency of the algorithm allows for a better understanding of the deep neural network's decision-making process, and the effectiveness of the approach has been demonstrated in empirical evaluations.

INFORMATION AND SOFTWARE TECHNOLOGY (2022)

Editorial Material Computer Science, Hardware & Architecture

Transforming Science through Cyberinfrastructure NSF's vision for the US cyberinfrastructure ecosystem for science and engineering in the 21st century

Manish Parashar, Amy Friedlander, Erwin Gianchandani, Margaret Martonosi

COMMUNICATIONS OF THE ACM (2022)

Article Computer Science, Hardware & Architecture

Graphfire: Synergizing Fetch, Insertion, and Replacement Policies for Graph Analytics

Aninda Manocha, Juan L. Aragon, Margaret Martonosi

Summary: Despite the challenges posed by indirect accesses to vertex property data in graph analytic kernels, Graphfire introduces a flexible memory hierarchy approach that learns access patterns and optimizes fetch, insertion, and replacement accordingly, achieving significant speedups.

IEEE TRANSACTIONS ON COMPUTERS (2023)

Proceedings Paper Computer Science, Hardware & Architecture

Tiny but Mighty: Designing and Realizing Scalable Latency Tolerance for Manycore SoCs

Marcelo Orenes-Vera, Aninda Manocha, Jonathan Balkind, Fei Gao, Juan L. Aragon, David Wentzlaff, Margaret Martonosi

Summary: Modern computing systems employ heterogeneity and specialization to meet performance targets, but memory latency remains a challenge for certain applications. This paper presents a system implementation of latency tolerance hardware called MAPLE, which achieves significant speedups without requiring modifications to the memory hierarchy or processor tiles. MAPLE allows for asynchronous execution of long-latency memory accesses, avoiding stalls and enabling greater memory parallelism.

PROCEEDINGS OF THE 2022 THE 49TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '22) (2022)

Proceedings Paper Computer Science, Hardware & Architecture

SupermarQ: A Scalable Quantum Benchmark Suite

Teague Tomesh, Pranav Gokhale, Victory Omole, Gokul Subramanian Ravi, Kaitlin N. Smith, Joshua Viszlai, Xin-Chuan Wu, Nikos Hardavellas, Margaret R. Martonosi, Frederic T. Chong

Summary: The emergence of quantum computers has led to speculation about their revolutionary changes. However, the variety of architectures used in quantum computing makes it difficult to measure and compare performance. SupermarQ is introduced as a scalable, hardware-agnostic quantum benchmark suite that addresses this issue by using application-level metrics to measure performance.

2022 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2022) (2022)

Proceedings Paper Computer Science, Hardware & Architecture

Logical Abstractions for Noisy Variational Quantum Algorithm Simulation

Yipeng Huang, Steven Holtzen, Todd Millstein, Guy Van den Broeck, Margaret Martonosi

Summary: The paper introduces a quantum circuit simulation toolchain based on logical abstractions for simulating variational algorithms, offering greater efficiency and cost reduction when sampling from noisy circuits and noise-free shallow quantum circuits. The proposed approach encodes quantum amplitudes and noise probabilities in a probabilistic graphical model and compiles circuits to logical formulas supporting efficient repeated simulation. This toolchain is ideal for simulating near-term variational quantum algorithms and demonstrates a significant reduction in sampling cost compared to traditional methods for noise-free shallow quantum circuits.

ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (2021)

Proceedings Paper Computer Science, Hardware & Architecture

CutQC: Using Small Quantum Computers for Large Quantum Circuit Evaluations

Wei Tang, Teague Tomesh, Martin Suchara, Jeffrey Larson, Margaret Martonosi

Summary: Quantum computing offers exponential speedups over classical computing, but current Noisy Intermediate-Scale Quantum (NISQ) devices face scalability challenges. CutQC is a scalable hybrid approach that enables evaluation of quantum circuits beyond the limits of classical or quantum computers alone, achieving higher fidelity with small quantum computers compared to large NISQ devices. This hybrid method allows users to leverage both classical and quantum computing resources for evaluating quantum programs far beyond the reach of either one alone.

ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (2021)

Proceedings Paper Computer Science, Artificial Intelligence

Optimized Quantum Program Execution Ordering to Mitigate Errors in Simulations of Quantum Systems

Teague Tomesh, Kaiwen Gui, Pranav Gokhale, Yunong Shi, Frederic T. Chong, Margaret Martonosi, Martin Suchara

Summary: This study introduces a new compilation strategy that simultaneously advances both accuracy and gate cancellation goals, promising significant improvements in Hamiltonian Simulation performance.

2021 INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC 2021) (2021)

Proceedings Paper Automation & Control Systems

AutoSVA: Democratizing Formal Verification of RTL Module Interactions

Marcelo Orenes-Vera, Aninda Manocha, David Wentzlaff, Margaret Martonosi

Summary: AutoSVA proposes a framework to automatically generate FV testbenches for verifying the liveness and safety of control logic involved in module interactions, demonstrating its effectiveness and efficiency on deadlock-critical modules of widely-used open-source hardware projects.

2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC) (2021)

Proceedings Paper Computer Science, Hardware & Architecture

Designing Calibration and Expressivity-Efficient Instruction Sets for Quantum Computing

Lingling Lao, Prakash Murali, Margaret Martonosi, Dan Browne

Summary: The study aims to balance between application expressivity and calibration overhead in near-term quantum computing systems. By using numerical optimization, NuOp efficiently decomposes application operations into different hardware gate types. Results show that implementing 4-8 types of 2Q gates can achieve similar expressivity as a full continuous gate family while significantly reducing calibration overheads.

2021 ACM/IEEE 48TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2021) (2021)

Article Computer Science, Interdisciplinary Applications

Automating Reproducible, Collaborative Clinical Trial Document Generation with the listdown Package

Michael Kane, Xun Jiang, Simon Urbanek

Summary: The conveyance of clinical trial explorations and analysis results from a statistician to a clinical investigator is crucial for drug development and clinical research. Automating the generation of documents allows statisticians to provide a comprehensive view of trial information and focus on trial development, while the use of listdown package facilitates collaboration between statisticians and clinicians for reproducible documents.

R JOURNAL (2021)

暂无数据