Efficient Software Packet Processing on Heterogeneous and Asymmetric Hardware Architectures

标题
Efficient Software Packet Processing on Heterogeneous and Asymmetric Hardware Architectures
作者
关键词
-
出版物
IEEE-ACM TRANSACTIONS ON NETWORKING
Volume 25, Issue 3, Pages 1593-1606
出版商
Institute of Electrical and Electronics Engineers (IEEE)
发表日期
2017-01-28
DOI
10.1109/tnet.2016.2642338

向作者/读者发起求助以获取更多资源

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started