4.5 Article

Columba 2.0: A Co-Layout Synthesis Tool for Continuous-Flow Microfluidic Biochips

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TCAD.2017.2760628

关键词

Continuous-flow; microfluidic large-scale integration (mLSI); microfluidics; mixed integer linear programming; physical design

资金

  1. Ministry of Science and Technology of Taiwan [MOST 105-2221-E-007-118-MY3, 104-2220-E-007-021]
  2. Technical University of Munich-Institute for Advanced Study, through the German Excellence Initiative
  3. European Union Seventh Framework Programme [291763]

向作者/读者索取更多资源

Continuous-flow microfluidic large-scale integration (mLSI) shows increasing importance in biological/chemical fields, thanks to its advantages in miniaturization and high throughput. Current mLSI is designed manually, which is time-consuming and error-prone. In recent years, design automation research for mLSI has evolved rapidly, aiming to replace manual labor by computers. However, previous design automation approaches used to design each microfluidic layer separately and oversimplify the layer interactions to various degrees, which resulted in a gap between realistic requirements and automatically generated designs. In this paper, we propose a module model library to accurately model microfluidic components involving layer interactions; and we propose a co-layout synthesis tool, Columba, which generates AutoCAD-compatible designs that fulfill all designs rules and can be directly used for mask fabrication. Columba takes plain-text netlist descriptions as inputs, and performs simultaneous placement and routing for multiple layers while ensuring the planarity of each layer. We validate Columba by fabricating two of its output designs. Columba is the first design automation tool that can seamlessly synchronize with the manufacturing flow.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.5
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

Article Computer Science, Hardware & Architecture

Training PPA Models for Embedded Memories on a Low-data Diet

Felix Last, Ulf Schlichtmann

Summary: Supervised machine learning requires large amounts of labeled data for training. In the context of power, performance, and area estimation for embedded memories, transfer learning can be used to reduce the need for supervised data by pre-training neural networks on related domains. This study shows that exploiting similarities among different memory compilers, versions, and technology nodes can significantly reduce the provisioning times for new compiler versions, speeding up the design cycle. Additionally, a new method called domain equalization is proposed to enable transfer learning across structurally different domains.

ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS (2023)

Article Computer Science, Hardware & Architecture

Design Automation for Continuous-Flow Lab-on-a-Chip Systems: A One-Pass Paradigm

Xing Huang, Youlin Pan, Zhen Chen, Wenzhong Guo, Lu Wang, Qingshan Li, Robert Wille, Tsung-Yi Ho, Ulf Schlichtmann

Summary: Due to the complexity of chip architecture and assay protocol, traditional methods for designing continuous-flow microfluidic lab-on-a-chip systems have serious gaps between different steps, leading to design failure. This article proposes a novel "one-pass design paradigm" that integrates all design steps seamlessly, eliminating the gaps and generating optimized biochip architectures without the need for design adjustments and modifications. Experimental results demonstrate the effectiveness of the proposed automation flows.

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2023)

Article Computer Science, Hardware & Architecture

Machine Learning in Advanced IC Design: A Methodological Survey

Tinghuan Chen, Grace Li Zhang, Bei Yu, Bing Li, Ulf Schlichtmann

Summary: This article discusses the potential of machine learning methods in addressing the challenges posed by the increasing complexity and size of design space in integrated circuit (IC) design. It provides a comprehensive survey of the current state of knowledge in both IC design problems and ML-based solutions. The article also summarizes the open problems at the intersection of advanced IC design and ML.

IEEE DESIGN & TEST (2023)

Article Computer Science, Hardware & Architecture

Integrated Test Module Design for Microfluidic Large-Scale Integration

Mengchu Li, Yushen Zhang, Ju Young Lee, Hudson Gasvoda, Ismail Emre Araci, Tsun-Ming Tseng, Ulf Schlichtmann

Summary: This study proposes the first built-in-self-test (BIST) method for microfluidic large-scale integration (mLSI) chips, which greatly improves the test efficiency by directly testing the control channels instead of individual valves. The test module has moderate area overhead and the test method is easy to operate, without the need for specialized software or external pressure sensors. Experiments show that this test approach is sensitive enough to detect defects as small as 10 μm in size and located several centimeters away from the test module.

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2023)

Article Computer Science, Hardware & Architecture

Ferroelectric Ternary Content Addressable Memories for Energy-Efficient Associative Search

Xunzhao Yin, Yu Qian, Mohsen Imani, Kai Ni, Chao Li, Grace Li Zhang, Bing Li, Ulf Schlichtmann, Cheng Zhuo

Summary: In this article, we propose NOR-type 2FeFET-1T and NAND-type 2FeFET-2T TCAM designs based on ferroelectric FET (FeFET) to improve energy efficiency. We also introduce a hybrid ferroelectric NAND-NOR (HFNN) TCAM design with a segmented architecture to reduce search delay and energy consumption. The evaluation results show that the proposed TCAM designs consume significantly less search energy compared to the conventional 16T CMOS TCAM, and can also save a considerable amount of GPU energy consumption.

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2023)

Article Computer Science, Hardware & Architecture

A Multilabel Active Learning Framework for Microcontroller Performance Screening

Nicolo Bellarmino, Riccardo Cantoro, Martin Huch, Tobias Kilian, Raffaele Martone, Ulf Schlichtmann, Giovanni Squillero

Summary: This article presents a methodology based on active learning to select the best samples for testing microcontrollers. By using a multilabel technique to improve predictive accuracy, the approach reduces the training set size and the time and cost required for training.

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2023)

Article Computer Science, Hardware & Architecture

BRoCoM: A Bayesian Framework for Robust Computing on Memristor Crossbar

Di Gao, Zeyu Yang, Qingrong Huang, Grace Li Zhang, Xunzhao Yin, Bing Li, Ulf Schlichtmann, Cheng Zhuo

Summary: This article proposes a Bayesian inference-based framework, BRoCoM, which connects device nonidealities and algorithmic training together for robust computing on memristor crossbars. The proposed framework incorporates different levels of nonidealities into prior weight distribution, optimizing neural network weights to accommodate uncertainties and minimize inference degradation.

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2023)

Article Engineering, Electrical & Electronic

Hardware-Efficient Duobinary Neural Network Equalizers for 800 Gb/s IM/DD PAM4 Transmission Over 10 km SSMF

Christian Bluemm, Bo Liu, Bing Li, Talha Rahman, Md Sabbir-Bin Hossain, Maximilian Schaedler, Ulf Schlichtmann, Maxim Kuschnerov, Stefano Calabro

Summary: In this article, the challenges and options for scaling IM/DD transceivers towards 800 Gbps are discussed. The focus is on CWDM4 PAM4 transmission over a target distance of 10 km in O-band. Chromatic dispersion (CD) is identified as the main challenge, which can be mitigated through digital signal processing. The use of neural network equalization and magnitude weight pruning can significantly reduce hardware complexity without performance loss.

JOURNAL OF LIGHTWAVE TECHNOLOGY (2023)

Proceedings Paper Computer Science, Artificial Intelligence

SOAER: Self-Obstacle Avoiding Escape Routing for Paper-Based Digital Microfluidic Biochips

Weiqing Ji, Xingcheng Yao, Hailong Yao, Tsung-Yi Ho, Ulf Schlichtmann, Xia Yin

Summary: In paper-based digital microfluidic biochips (P-DMFBs), printing conductive electrodes and control lines on the same side of the photo paper results in the control interference issue. This paper proposes an effective Self-Obstacle Avoiding Escape Routing (SOAER) method for P-DMFBs based on an enhanced network flow model. Experimental results demonstrate a 49x speedup in runtime compared to the state-of-the-art method, showing the efficiency and effectiveness of the proposed method with a success rate of 100% and significantly decreased runtime.

PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023 (2023)

Proceedings Paper Computer Science, Artificial Intelligence

GAT-based Concentration Prediction for Random Microfluidic Mixers with Multiple Input Flow Rates

Weiqing Ji, Hailong Yao, Tsung-Yi Ho, Ulf Schlichtmann, Xia Yin

Summary: Microfluidic biochips are promising and versatile in automating biochemical protocols. Machine learning models can enhance the efficiency and scalability of concentration prediction for microfluidic mixers, but struggle with multiple input flow rates. This paper proposes a new concentration prediction method based on the graph attention networks (GAT), which efficiently predicts the generated concentration of random microfluidic mixers with multiple input flow rates.

PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023 (2023)

Proceedings Paper Computer Science, Artificial Intelligence

JRouter: A Multi-Terminal Hierarchical Length-Matching Router under Planar Manhattan Routing Model for RSFQ Circuits

Xinda Chen, Rongliang Fu, Junying Huang, Huawei Cao, Zhimin Zhang, Xiaochun Ye, Tsung-Yi Ho, Dongrui Fan

Summary: This paper presents JRouter, an RSFQ router that considers the two-layer planar Manhattan routing model and copes with SPL placement and length-matching multi-terminal routing. Experimental results show that JRouter has significant advantages in reducing routing width compared to other routing algorithms.

PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023 (2023)

暂无数据