标题
Electronics Hardware Chip Design for Router–Router Communication
作者
关键词
-
出版物
PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES INDIA SECTION A-PHYSICAL SCIENCES
Volume -, Issue -, Pages -
出版商
Springer Science and Business Media LLC
发表日期
2023-09-30
DOI
10.1007/s40010-023-00853-9
参考文献
相关参考文献
注意:仅列出部分参考文献,下载原文获取全部文献信息。- Analysis of 3D NoC Router Chip on Different FPGA for Minimum Hardware and Fast Switching
- (2023) Prateek Agarwal et al. NATIONAL ACADEMY SCIENCE LETTERS-INDIA
- ASIC Implementation of Programmable Timer Subsystems for WSN-SOC with WISHBONE Architecture on a Single Chip
- (2022) Shraddha Singh et al. NATIONAL ACADEMY SCIENCE LETTERS-INDIA
- A Minimal Buffer Router with Level Encoded Dual Rail-Based Design of Network-on-Chip Architecture
- (2022) Trupti Patil et al. WIRELESS COMMUNICATIONS & MOBILE COMPUTING
- Efficient non-blocking optical router for 3D optical network-on-chip
- (2022) Nathrao B. Jadhav et al. OPTIK
- A congestion-aware hybrid SRAM and STT-RAM buffer design for network-on-chip router
- (2022) Jinzhi Lai et al. IEICE Electronics Express
- Performance analysis of DSDV and OLSR wireless sensor network routing protocols using FPGA hardware and machine learning
- (2021) Namit Gupta et al. MULTIMEDIA TOOLS AND APPLICATIONS
- An Optimized Nature-Inspired Metaheuristic Algorithm for Application Mapping in 2D-NoC
- (2021) Saleha Sikandar et al. SENSORS
- Performance Analysis of AODV Routing for Wireless Sensor Network in FPGA Hardware
- (2021) Namit Gupta et al. COMPUTER SYSTEMS SCIENCE AND ENGINEERING
- Medium Access Control in Wireless Network-on-Chip: A Context Analysis
- (2018) Sergi Abadal et al. IEEE COMMUNICATIONS MAGAZINE
- 3D Multilayer Mesh NoC Communication and FPGA Synthesis
- (2018) Adesh Kumar et al. WIRELESS PERSONAL COMMUNICATIONS
- Machine Learning Based Resource Utilization and Pre-estimation for Network on Chip (NoC) Communication
- (2018) Adesh Kumar et al. WIRELESS PERSONAL COMMUNICATIONS
- Task mapping and mesh topology exploration for an FPGA-based network on chip
- (2015) Ke Pang et al. MICROPROCESSORS AND MICROSYSTEMS
- Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation
- (2008) Brett Stanley Feero et al. IEEE TRANSACTIONS ON COMPUTERS
- Low-Power, High-Speed Transceivers for Network-on-Chip Communication
- (2008) D. Schinkel et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Find Funding. Review Successful Grants.
Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.
ExploreFind the ideal target journal for your manuscript
Explore over 38,000 international journals covering a vast array of academic fields.
Search