标题
High-speed binary coded decimal digit multipliers with multiple error detection
作者
关键词
-
出版物
INTEGRATION-THE VLSI JOURNAL
Volume 93, Issue -, Pages 102073
出版商
Elsevier BV
发表日期
2023-08-21
DOI
10.1016/j.vlsi.2023.102073
参考文献
相关参考文献
注意:仅列出部分参考文献,下载原文获取全部文献信息。- Hierarchical multipliers: A framework for high-speed multiple error detecting architectures
- (2022) Mojtaba Valinataj et al. MICROELECTRONICS JOURNAL
- Design and implementation of modified BCD digit multiplier for digit-by-digit decimal multiplier
- (2021) Parthibaraj Anguraj et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- Comments on “Improved designs of digit-by-digit decimal multiplier”
- (2020) Mojtaba Valinataj et al. INTEGRATION-THE VLSI JOURNAL
- Enhanced multiple-error resilient carry look-ahead adders through new customized fault-tolerant voters
- (2019) Mojtaba Valinataj MICROELECTRONICS RELIABILITY
- Low power single precision BCD floating–point Vedic multiplier
- (2019) V. Ramya et al. MICROPROCESSORS AND MICROSYSTEMS
- Improved designs of digit-by-digit decimal multiplier
- (2018) Syed Ershad Ahmed et al. INTEGRATION-THE VLSI JOURNAL
- Improving the area of fast parallel decimal multipliers
- (2018) Mário Véstias et al. MICROPROCESSORS AND MICROSYSTEMS
- A low-cost high-speed self-checking carry select adder with multiple-fault detection
- (2018) Mojtaba Valinataj et al. MICROELECTRONICS JOURNAL
- High Performance Parallel Decimal Multipliers Using Hybrid BCD Codes
- (2017) Xiaoping Cui et al. IEEE TRANSACTIONS ON COMPUTERS
- Novel low-cost and fault-tolerant reversible logic adders
- (2016) Mojtaba Valinataj et al. COMPUTERS & ELECTRICAL ENGINEERING
- Self-repairing radix-2 signed-digit adder with multiple error detection, correction, and fault localization
- (2016) Hossein Moradian et al. MICROELECTRONICS RELIABILITY
- Fault-tolerant carry look-ahead adder architectures robust to multiple simultaneous errors
- (2015) Mojtaba Valinataj MICROELECTRONICS RELIABILITY
- Fast architecture for decimal digit multiplication
- (2015) Mahmood Fazlali et al. MICROPROCESSORS AND MICROSYSTEMS
- Efficient ASIC and FPGA Implementation of Binary-Coded Decimal Digit Multipliers
- (2014) Saeid Gorgin et al. CIRCUITS SYSTEMS AND SIGNAL PROCESSING
- Self-repairing adder using fault localization
- (2014) Muhammad Ali Akbar et al. MICROELECTRONICS RELIABILITY
- A novel self-checking carry lookahead adder with multiple error detection/correction
- (2014) Mojtaba Valinataj MICROPROCESSORS AND MICROSYSTEMS
- Novel designs for fault tolerant reversible binary coded decimal adders
- (2013) Ri-Gui Zhou et al. INTERNATIONAL JOURNAL OF ELECTRONICS
- A survey of hardware designs for decimal arithmetic
- (2010) L.-K. Wang et al. IBM JOURNAL OF RESEARCH AND DEVELOPMENT
- Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach
- (2010) Natasa Miskov-Zivanov et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- Improved Design of High-Performance Parallel Decimal Multipliers
- (2009) Alvaro Vazquez et al. IEEE TRANSACTIONS ON COMPUTERS
Find Funding. Review Successful Grants.
Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.
ExploreBecome a Peeref-certified reviewer
The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.
Get Started