标题
Recent Advances in The Three Processes of NS SAR ADC
作者
关键词
-
出版物
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS
Volume -, Issue -, Pages 154942
出版商
Elsevier BV
发表日期
2023-10-04
DOI
10.1016/j.aeue.2023.154942
参考文献
相关参考文献
注意:仅列出部分参考文献,下载原文获取全部文献信息。- A Reconfigurable 12-to-18-Bit Dynamic Zoom ADC With Pole-Optimized Technique
- (2023) Yuhua Liang et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- A Time-Domain Reconfigurable Second-Order Noise Shaping ADC With Single Fan-Out Gated Delay Cells
- (2023) Zhe Yu et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- A 1 V 1.07 μW 15-Bit Pseudo-Pseudo-Differential Incremental Zoom ADC
- (2023) Zhaonan Lu et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- A 372 μW 10 kHz-BW 109.2 dB-SNDR Nested Delta-Sigma Modulator Using Hysteresis-Comparison MSB-Pass Quantization
- (2023) Yuekang Guo et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- A Bandwidth-Adaptive Pipelined SAR ADC With Three-Stage Cascoded Floating Inverter Amplifier
- (2023) Xiyuan Tang et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- A 0.2-V 10-Bit 5-kHz SAR ADC With Dynamic Bulk Biasing and Ultra-Low-Supply-Voltage Comparator
- (2023) Alexander Petrie et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- A 13-Bit ENOB Third-Order Noise-Shaping SAR ADC Employing Hybrid Error Control Structure and LMS-Based Foreground Digital Calibration
- (2022) Qihui Zhang et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- A 14-b 20-MS/s 78.8dB-SNDR Energy-efficient SAR ADC with Background Mismatch Calibration and Noise-Reduction Techniques for Portable Medical Ultrasound Systems
- (2022) Yuhua Liang et al. IEEE Transactions on Biomedical Circuits and Systems
- A 7.3-μ W 13-ENOB 98-dB SFDR Noise-Shaping SAR ADC With Duty-Cycled Amplifier and Mismatch Error Shaping
- (2022) Hanyue Li et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- A 1.8‐V 240‐MHz 2.19‐mW Four‐Stage CMOS OTA with a Segmenting Frequency Compensation Technique
- (2021) LIANG Yuhua et al. CHINESE JOURNAL OF ELECTRONICS
- An Area-Efficient SAR ADC With Mismatch Error Shaping Technique Achieving 102-dB SFDR 90.2-dB SNDR Over 20-kHz Bandwidth
- (2021) Chuanshi Yang et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- A 90-dB-SNDR Calibration-Free Fully Passive Noise-Shaping SAR ADC With 4× Passive Gain and Second-Order DAC Mismatch Error Shaping
- (2021) Jiaxin Liu et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- A 9.1ENOB 200MS/s Asynchronous SAR ADC With Hybrid Single-ended/Differential DAC in 55nm CMOS for Image Sensing Signals
- (2018) Yuhua Liang et al. IEEE SENSORS JOURNAL
- A 13-ENOB Second-Order Noise-Shaping SAR ADC Realizing Optimized NTF Zeros Using the Error-Feedback Structure
- (2018) Shaolan Li et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- A 0.029-mm2 17-fJ/Conversion-Step Third-Order CT $\Delta\Sigma$ ADC With a Single OTA and Second-Order Noise-Shaping SAR Quantizer
- (2018) Jiaxin Liu et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- An Oversampling SAR ADC With DAC Mismatch Error Shaping Achieving 105 dB SFDR and 101 dB SNDR Over 1 kHz BW in 55 nm CMOS
- (2016) Yun-Shiang Shu et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
Find the ideal target journal for your manuscript
Explore over 38,000 international journals covering a vast array of academic fields.
SearchCreate your own webinar
Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.
Create Now