4.6 Article

Statistical Analysis of the Impact of Anode Recess on the Electrical Characteristics of AlGaN/GaN Schottky Diodes With Gated Edge Termination

期刊

IEEE TRANSACTIONS ON ELECTRON DEVICES
卷 63, 期 9, 页码 3451-3458

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TED.2016.2587103

关键词

200-mm; AlGaN/GaN; atomic layer etching (ALE); diode; GET-SBD; leakage; metal-insulator-semiconductor high-electron mobility transistor (MISHEMT)

资金

  1. Electronic Component Systems for European Leadership Joint Undertaking [662133]
  2. European Union's Horizon research and innovation programme

向作者/读者索取更多资源

In this paper, we have extensively investigated the impact of anode recess on the reverse leakage current, forward voltage (V-F), and dynamic characteristics of Au-free AlGaN/GaN Schottky barrier diodes with a gated edge termination (GET-SBDs) on 200-mm silicon substrates. By increasing the number of atomic layer etching (ALE) cycles for anode recessing, we have found that: 1) the reverse leakage current is strongly suppressed due to a better electrostatic control for pinching off the channel in the GET region; a median leakage current of similar to 1 nA/mmand an I-ON/I-OFF ratio higher than 108 have been achieved in GET-SBDs with six ALE cycles; 2) the forward voltage (similar to 1.3 V) is almost independent of the ALE cycles, taking into account its statistical distribution across the wafers; 3) when the remaining AlGaN barrier starts to be very thin (in the case of six ALE cycles), a spread of the ON-resistance, mainly attributed to the GET region, can occur due to the difficult control of the remaining AlGaN thickness and surface quality; and 4) the dynamic forward voltage of GET-SBDs shows a mild dependence on the ALE process in pulsed I-V characterization, and a more ALE-dependent dynamic ON-resistance is observed.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.6
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

Article Engineering, Electrical & Electronic

ESD HBM Discharge Model in RF GaN-on-Si (MIS)HEMTs

Wei-Min Wu, Ming-Dou Ker, Shih-Hung Chen, Arturo Sibaja-Hernandez, Sachin Yadav, Uthayasankaran Peralagu, Hao Yu, AliReza Alian, Vamsi Putcha, Bertrand Parvais, Nadine Collaert, Guido Groeseneken

Summary: Gallium nitride (GaN) technologies play an important role in commercial advanced RF systems, but face challenges in reliability due to electrostatic discharge (ESD). A mis-correlation between standard-defined human body model (HBM) ESD robustness and commonly used transmission line pulse (TLP) failure current was observed in GaN high electron mobility transistors (HEMTs). A discharge model is proposed to explain the mechanism, and simulations confirm that the mis-correlation is due to 2-dimensional electron gas (2DEG) resistance modulation in response to HBM ESD transient voltage waveforms.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2022)

Article Engineering, Electrical & Electronic

TCAD Modeling of the Dynamic $V_{TH}$ Hysteresis Under Fast Sweeping Characterization in p-GaN Gate HEMTs

A. N. Tallarico, M. Millesimo, B. Bakeroot, M. Borga, N. Posthuma, S. Decoutere, E. Sangiorgi, C. Fiegna

Summary: This study reports for the first time the TCAD modeling of dynamic threshold voltage shift in Schottky-type p-GaN gate HEMTs under fast sweeping characterization. The experimental characterization and TCAD simulations demonstrate that the dynamic V_TH hysteresis is mainly influenced by time-dependent hole charging/discharging processes in the floating p-GaN layer.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2022)

Article Physics, Applied

Study and characterization of GaN MOS capacitors: Planar vs trench topographies

K. Mukherjee, C. De Santi, S. You, K. Geens, M. Borga, S. Decoutere, B. Bakeroot, P. Diehle, F. Altmann, G. Meneghesso, E. Zanoni, M. Meneghini

Summary: This paper investigates the effect of planar etching treatment and trench formation on the performance of GaN-based MOS stacks. It is found that blanket etching the GaN surface does not degrade the robustness of the deposited dielectric layer. However, the addition of the trench etch improves reproducibility but results in a decrease in breakdown performance. Capacitance-voltage measurements reveal that as-grown planar capacitors have the lowest trapping, while trench capacitors have higher interface and bulk trapping. High resolution scanning transmission electron microscopy confirms an increased roughness at the GaN surface after blanket etching, correlated with higher density of interface traps.

APPLIED PHYSICS LETTERS (2022)

Article Physics, Applied

Epitaxial buffer structures grown on 200 mm engineering substrates for 1200 V E-mode HEMT application

Anurag Vohra, Karen Geens, Ming Zhao, Olga Syshchyk, Herwig Hahn, Dirk Fahle, Benoit Bakeroot, Dirk Wellekens, Benjamin Vanhove, Robert Langer, Stefaan Decoutere

Summary: In this study, the epitaxial growth of a GaN buffer structure with a hard breakdown voltage of >1200V on 200mm engineered poly-AlN substrates was successfully demonstrated. This achievement is significant for high voltage GaN-based power applications, such as electric cars.

APPLIED PHYSICS LETTERS (2022)

Article Engineering, Electrical & Electronic

Compact Modeling of Nonideal Trapping/Detrapping Processes in GaN Power Devices

N. Modolo, C. De Santi, G. Baratella, A. Bettini, M. Borga, N. Posthuma, B. Bakeroot, S. You, S. Decoutere, A. Bevilacqua, A. Neviani, G. Meneghesso, E. Zanoni, M. Meneghini

Summary: This article proposes a methodology for modeling the dynamic characteristics of GaN power HEMTs, considering the realistic trapping/detrapping kinetics described by stretched exponentials. The analysis accurately describes stretched-exponential transients and extracts the related parameters, and reproduces the stretched exponential behavior using multiple RC networks.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2022)

Article Engineering, Electrical & Electronic

TCAD-based design and verification of the components of a 200 V GaN-IC platform

Pavan Vudumula, Thibault Cosnier, Olga Syshchyk, Benoit Bakeroot, Stefaan Decoutere

Summary: This paper presents the TCAD-based design and verification of a 200 V GaN-on-SOI integrated circuits platform, which includes depletion-mode MIS-HEMTs and Gated-Edge-Termination Schottky barrier diodes (GET-SBDs). The platform also consists of low-voltage analog/logic devices and passive components to support the GaN ICs. Device simulations were validated through measurements of low voltage test structures, resulting in calibration of various parameters for HEMT and GET-SBD structures.

SOLID-STATE ELECTRONICS (2023)

Article Engineering, Electrical & Electronic

Trapping of Hot Carriers in the Forksheet FET Wall: A TCAD Study

M. Vandemaele, B. Kaczer, S. Tyaginov, J. Franco, E. Bury, A. Chasin, A. Makarov, G. Hellings, G. Groeseneken

Summary: We simulate the spatial profile of trapped charge in the forksheet FET wall under hot-carrier stress and find that the charge trapping occurs above and below the horizontal projection of the sheet. The charge profile is independent of the sheet width, and the trapping in the forksheet FET wall is significantly smaller than the trapping in the gate stack.

IEEE ELECTRON DEVICE LETTERS (2023)

Article Engineering, Electrical & Electronic

Using Gate Leakage Conduction to Understand Positive Gate Bias Induced Threshold Voltage Shift in p-GaN Gate HEMTs

Shun-Wei Tang, Benoit Bakeroot, Zhen-Hong Huang, Szu-Chia Chen, Wei-Syuan Lin, Ting-Chun Lo, Matteo Borga, Dirk Wellekens, Niels Posthuma, Stefaan Decoutere, Tian-Li Wu

Summary: The gate current characteristics in AlGaN/GaN high electron mobility transistors (HEMTs) with a p-GaN gate were investigated to explain the threshold voltage shift. The intrinsic gate current conduction mechanisms were identified as thermionic emission (TE) in the AlGaN/GaN region at low bias range (2.5 V < V-G < 4 V) and trap-assisted tunneling (TAT) in the Schottky/p-GaN region at higher bias range (4 V < V-G < 7 V). The threshold voltage shift in the stress phase was found to be consistent with a trap level having an activation energy of E-A similar to 0.6 eV. A physical model considering TAT via hole transport was proposed to explain the negative V-TH shift.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2023)

Article Engineering, Electrical & Electronic

ON-State Human Body Model ESD Failure Mechanisms in GaN-on-Si RF MIS-HEMTs

Wei-Min Wu, Shih-Hung Chen, Chun-An Shih, Bertrand Parvais, Nadine Collaert, Ming-Dou Ker, Tian-Li Wu, Guido Groeseneken

Summary: Gallium nitride (GaN)-on-Si technologies for advanced RF applications have been drawing attention in the semiconductor industry, along with challenges in RF electrostatic discharge (ESD) reliability. Investigating both positive and negative ESD stress polarities is equally important. In this study, four scenarios of positive and negative human body model (HBM) stresses were conducted on GaN-on-Si (MIS-HEMTs) with gate-tied-to-source and gate-tied-to-drain configurations. It was found that the negative GS MIS-HEMT exhibited a failure mechanism different from the constant-power 2DEG failure mechanism in the typical positive GS (MIS-HEMT).

IEEE ELECTRON DEVICE LETTERS (2023)

Article Engineering, Electrical & Electronic

Variability in Planar FeFETs-Channel Percolation Impact

K. Kaczmarek, M. Garcia Bardon, Y. Xiang, N. Ronchi, L. -A. Ragnarsson, U. Celano, K. Banerjee, B. Kaczer, G. Groeseneken, J. Van Houdt

Summary: We investigate the origins of threshold voltage (V-TH) variability in planar ferroelectric FETs (FeFETs) by considering both process variations and source-drain channel percolation. By using a percolation-aware physics-based multidomain FeFET model, we are able to accurately capture the measured V-TH statistics across various channel dimensions in fabricated devices. Our findings suggest that the bimodal V-TH distribution observed in large devices can be explained by percolation, while the transition to a monomodal distribution in scaled devices is qualitatively reproduced by the overlapping Pelgrom-type and percolative variabilities in the model. Furthermore, we demonstrate that the percolation-related FeFET V-TH variability is minimized when the channel aspect ratio is equal to 1 in terms of device geometry.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2023)

Proceedings Paper Engineering, Multidisciplinary

Investigating Nanowire, Nanosheet and Forksheet FET Hot-Carrier Reliability via TCAD Simulations

Michiel Vandemaele, Ben Kaczer, Erik Bury, Jacopo Franco, Adrian Chasin, Alexander Makarov, Hans Mertens, Geert Hellings, Guido Groeseneken

Summary: We present TCAD simulation studies on the hot-carrier reliability of nanowire (NW), nanosheet (NS), and forksheet (FS) FETs. The simulations involve solving the Boltzmann transport equation, calculating interface state generation and bulk defect charging, and evaluating the impact of generated/trapped charges on FET characteristics. We discuss the models used in hot-carrier simulation flows, anneal measurements, and validate the simulation models by comparing with NW FET measurements, providing insights for NS and FS FETs.

2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS (2023)

Proceedings Paper Engineering, Electrical & Electronic

Comprehensive Investigations of HBM ESD Robustness for GaN-on-Si RF HEMTs

S. Abhinay, W. -M. Wu, C. -A. Shih, S. -H. Chen, A. Sibaja-Hernandez, B. Parvais, U. Peralagu, A. Alian, T. -L. Wu, M. -D. Ker, G. Groeseneken, N. Collaert

Summary: This paper presents an extensive experimental study and simulations on the impact of different stress scenarios on the ESD robustness of GaN RF HEMTs. The study highlights the importance of different current discharge paths for each stress scenario and verifies the contribution of the on-state gate Schottky diode to the robustness of the HEMTs. Additionally, three types of HBM failure mechanisms are identified under different stress scenarios.

2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM (2022)

Proceedings Paper Engineering, Multidisciplinary

Simulation Comparison of Hot-Carrier Degradation in Nanowire, Nanosheet and Forksheet FETs

Michiel Vandemaele, Ben Kaczer, Stanislav Tyaginov, Erik Bury, Adrian Chasin, Jacopo Franco, Alexander Makarov, Hans Mertens, Geert Hellings, Guido Groeseneken

Summary: Forksheet (FS) FETs are a new transistor architecture that utilizes vertically stacked nFET and pFET sheets with a dielectric wall, reducing p-to-n separation. Hot-carrier degradation (HCD) simulations show that both FS FETs and NS FETs can reduce HCD with increasing sheet width when considering interface state generation. Furthermore, an initial assessment suggests that the impact of oxide defect charging in the FS wall can be controlled under operating conditions.

2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) (2022)

Proceedings Paper Engineering, Multidisciplinary

Wafer-Level Aging of InGaAs/GaAs Nano-Ridge p-i-n Diodes Monolithically Integrated on Silicon

Ping-Yi Hsieh, Artemisia Tsiara, Barry O'Sullivan, Didit Yudistira, Marina Baryshnikova, Guido Groeseneken, Bernardette Kunert, Marianna Pantouvaki, Joris Van Campenhout, Ingrid De Wolf

Summary: This study reports for the first time a reliability study on degradation of InGaAs/GaAs nano-ridge p-i-n diodes monolithically integrated on Si by nano-ridge engineering (NRE). The results show that current crowding and Joule heating near the p-contact are responsible for the degradation in forward bias region, while the electrical stress-induced leakage current indicates the degradation of crystal quality in reverse bias region. The study also demonstrates that a sintering process can lower the p-contact resistance and improve electrical stability, and the high aspect-ratio of the trenches leads to effective threading dislocation trapping.

2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) (2022)

暂无数据