Design of adder and subtractor circuits in majority logic-based field-coupled QCA nanocomputing

标题
Design of adder and subtractor circuits in majority logic-based field-coupled QCA nanocomputing
作者
关键词
-
出版物
ELECTRONICS LETTERS
Volume 52, Issue 6, Pages 464-466
出版商
Institution of Engineering and Technology (IET)
发表日期
2016-02-09
DOI
10.1049/el.2015.3834

向作者/读者发起求助以获取更多资源

Find Funding. Review Successful Grants.

Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.

Explore

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started