标题
A high‐performance FPGA‐based multicrossbar prioritized network‐on‐chip
作者
关键词
-
出版物
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE
Volume -, Issue -, Pages -
出版商
Wiley
发表日期
2020-10-12
DOI
10.1002/cpe.6055
参考文献
相关参考文献
注意:仅列出部分参考文献,下载原文获取全部文献信息。- H2WNoC: A honeycomb hardware-efficient wireless network-on-chip architecture
- (2019) Mohammad Alaei et al. Nano Communication Networks
- Design and Multi-Abstraction-Level Evaluation of a NoC Router for Mixed-Criticality Real-Time Systems
- (2019) Mourad Dridi et al. ACM Journal on Emerging Technologies in Computing Systems
- RingNet: A Memory-Oriented Network-On-Chip Designed for FPGA
- (2019) Jakub Siast et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- TEI-NoC: Optimizing Ultralow Power NoCs Exploiting the Temperature Effect Inversion
- (2018) Kyuseung Han et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- Optimizing FPGA-based hard networks-on-chip by minimizing and sharing resources
- (2018) Sameh Attia et al. INTEGRATION-THE VLSI JOURNAL
- Dual Split-Merge: A high throughput router architecture for FPGAs
- (2018) Khaled Helal et al. MICROELECTRONICS JOURNAL
- Design and Applications for Embedded Networks-on-Chip on FPGAs
- (2017) Mohamed S. Abdelfattah et al. IEEE TRANSACTIONS ON COMPUTERS
- Survey on Real-Time Networks-on-Chip
- (2017) Salma Hesham et al. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS
- Path-Diversity-Aware Fault-Tolerant Routing Algorithm for Network-on-Chip Systems
- (2017) Yu-Yin Chen et al. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS
- Experimental evaluation and comparison of two recent Network-on-Chip routers for FPGAs
- (2017) Jenita Priya Rajamanickam Manokaran et al. MICROPROCESSORS AND MICROSYSTEMS
- ProNoC: A low latency network-on-chip based many-core system-on-chip prototyping platform
- (2017) Alireza Monemi et al. MICROPROCESSORS AND MICROSYSTEMS
- Fast and Cycle-Accurate Emulation of Large-Scale Networks-on-Chip Using a Single FPGA
- (2017) Thiem Van Chu et al. ACM Transactions on Reconfigurable Technology and Systems
- High-Performance and Energy-Efficient Network-on-Chip Architectures for Graph Analytics
- (2016) Karthi Duraisamy et al. ACM Transactions on Embedded Computing Systems
- PhaseNoC: Versatile Network Traffic Isolation Through TDM-Scheduled Virtual Channels
- (2016) Anastasios Psarras et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- ShortPath: A Network-on-Chip Router with Fine-Grained Pipeline Bypassing
- (2016) Anastasios Psarras et al. IEEE TRANSACTIONS ON COMPUTERS
- Reducing Wire and Energy Overheads of the SMART NoC Using a Setup Request Network
- (2016) Xianmin Chen et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Power Analysis of Embedded NoCs on FPGAs and Comparison With Custom Buses
- (2016) Mohamed S. Abdelfattah et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Hybrid Drowsy SRAM and STT-RAM Buffer Designs for Dark-Silicon-Aware NoC
- (2016) Jia Zhan et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Power- and performance-efficient cluster-based network-on-chip with reconfigurable topology
- (2016) Pooyan Mehrvarzy et al. MICROPROCESSORS AND MICROSYSTEMS
- Resilient and Power-Efficient Multi-Function Channel Buffers in Network-on-Chip Architectures
- (2015) Dominic DiTomaso et al. IEEE TRANSACTIONS ON COMPUTERS
- ElastiStore: Flexible Elastic Buffering for Virtual-Channel-Based Networks on Chip
- (2015) Ioannis Seitanidis et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Power and Area Efficiency NoC Router Design for Application-Specific SoC by Using Buffer Merging and Resource Sharing
- (2014) Kun-Lin Tsai et al. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
- Power-gating technique for network-on-chip buffers
- (2013) M.R. Casu et al. ELECTRONICS LETTERS
- A Decision Procedure for Deadlock-Free Routing in Wormhole Networks
- (2013) Freek Verbeek et al. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS
- Flexible router architecture for network-on-chip
- (2012) Mostafa S. Sayed et al. COMPUTERS & MATHEMATICS WITH APPLICATIONS
- DART: A Programmable Architecture for NoC Simulation on FPGAs
- (2012) IEEE TRANSACTIONS ON COMPUTERS
- On Necessary and Sufficient Conditions for Deadlock-Free Routing in Wormhole Networks
- (2011) Freek Verbeek et al. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS
- A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating
- (2010) Shota Ishihara et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Find the ideal target journal for your manuscript
Explore over 38,000 international journals covering a vast array of academic fields.
SearchBecome a Peeref-certified reviewer
The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.
Get Started