Half-select free bit-line sharing 12T SRAM with double-adjacent bits soft error correction and a reconfigurable FPGA for low-power applications

标题
Half-select free bit-line sharing 12T SRAM with double-adjacent bits soft error correction and a reconfigurable FPGA for low-power applications
作者
关键词
Low power, Static random access memory (SRAM), Static noise margin (SNM), Leakage power, Error tolerance
出版物
出版商
Elsevier BV
发表日期
2019-03-11
DOI
10.1016/j.aeue.2019.02.018

向作者/读者发起求助以获取更多资源

Reprint

联系作者

Discover Peeref hubs

Discuss science. Find collaborators. Network.

Join a conversation

Add your recorded webinar

Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.

Upload Now