4.5 Article

Design of a WSN Platform for Long-Term Environmental Monitoring for IoT Applications

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/JETCAS.2013.2243032

关键词

Internet of Things (IoT); IoT applications; long term environmental monitoring applications; wireless sensor networks(WSN); WSN optimized design; WSN platform; WSN protocol

向作者/读者索取更多资源

The Internet of Things (IoT) provides a virtual view, via the Internet Protocol, to a huge variety of real life objects, ranging from a car, to a teacup, to a building, to trees in a forest. Its appeal is the ubiquitous generalized access to the status and location of any thing we may be interested in. Wireless sensor networks (WSN) are well suited for long-term environmental data acquisition for IoT representation. This paper presents the functional design and implementation of a complete WSN platform that can be used for a range of long-term environmental monitoring IoT applications. The application requirements for low cost, high number of sensors, fast deployment, long lifetime, low maintenance, and high quality of service are considered in the specification and design of the platform and of all its components. Low-effort platform reuse is also considered starting from the specifications and at all design levels for a wide array of related monitoring applications.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.5
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

Article Engineering, Electrical & Electronic

Comparative node selection-based localization technique for wireless sensor networks: A bilateration approach

Nikhath Tabassum, Geetha D. Devanagavi, Rajashekhar C. Biradar, Mihai T. Lazarescu

INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS (2020)

Editorial Material Chemistry, Analytical

Real-Time Sensor Networks and Systems for the Industrial IoT: What Next?

Christos Koulamas, Mihai T. Lazarescu

SENSORS (2020)

Article Engineering, Electrical & Electronic

Neural Networks for Indoor Human Activity Reconstructions

Osama Bin Tariq, Mihai Teodor Lazarescu, Luciano Lavagno

IEEE SENSORS JOURNAL (2020)

Article Engineering, Electrical & Electronic

Power-Optimal Mapping of CNN Applications to Cloud-Based Multi-FPGA Platforms

Junnan Shan, Mihai T. Lazarescu, Jordi Cortadella, Luciano Lavagno, Mario R. Casu

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS (2020)

Article Computer Science, Hardware & Architecture

CNN-on-AWS: Efficient Allocation of Multikernel Applications on Multi-FPGA Platforms

Junnan Shan, Mihai T. Lazarescu, Jordi Cortadella, Luciano Lavagno, Mario R. Casu

Summary: The study introduces a method to efficiently map multi-kernel pipelined applications on multi-FPGA platforms to maximize application throughput. It proposes a mixed-integer nonlinear optimization problem to find the optimal solution, but also provides a fast heuristic method which has been shown to be more efficient in finding comparable results.

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2021)

Article Computer Science, Information Systems

Asynchronous Resilient Wireless Sensor Network for Train Integrity Monitoring

Mihai T. Lazarescu, Pooya Poolad

Summary: To enhance railway efficiency, researchers propose a wireless sensor network design for low-power timely train integrity reporting, with each train coupling redundantly monitored by four sensors. Energy-optimized configurations show successful delivery of over 95% of reports for a 50-car train in 3.6 seconds, even with communication or node failures. Qualitative test results for a 20-node network in various conditions are also reported.

IEEE INTERNET OF THINGS JOURNAL (2021)

Article Computer Science, Hardware & Architecture

Fast Energy-Optimal Multikernel DNN-Like Application Allocation on Multi-FPGA Platforms

Junnan Shan, Mihai T. Lazarescu, Jordi Cortadella, Luciano Lavagno, Mario R. Casu

Summary: The study introduces a model to reduce energy consumption when FPGAs are underutilized and uses heuristic optimization methods to improve the quality of results and significantly accelerate the solving speed.

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (2022)

Article Engineering, Electrical & Electronic

Drift Rejection Differential Frontend for Single Plate Capacitive Sensors

Giorgia Subbicini, Luciano Lavagno, Mihai T. Lazarescu

Summary: This paper proposes a new slope modulation differential capacitance measurement method for long-range measurement of single-plate capacitive sensors. The method uses a constant oscillation period and compares the slopes of adjacent voltage ramps to reject noise interference and improve sensitivity.

IEEE SENSORS JOURNAL (2022)

Article Computer Science, Information Systems

CUDA-Optimized GPU Acceleration of 3GPP 3D Channel Model Simulations for 5G Network Planning

Nasir Ali Shah, Mihai T. Lazarescu, Roberto Quasso, Luciano Lavagno

Summary: In this paper, the authors propose an efficient implementation of a 3GPP 3D channel model for GPU platforms to minimize the computational time required for channel simulation in 5G NR networks. Several CUDA-based optimization techniques are used to exploit the parallelism and memory hierarchy of the GPU, resulting in a significant speedup compared to traditional CPU-based simulation.

ELECTRONICS (2023)

Article Computer Science, Information Systems

A Graph Neural Network Model for Fast and Accurate Quality of Result Estimation for High-Level Synthesis

M. Usman Jamal, Zhuowei Li, Mihai T. Lazarescu, Luciano Lavagno

Summary: High-level synthesis (HLS) is a solution for rapid prototyping of application-specific hardware using the C/C++ behavioral programming language. Designers can optimize hardware implementations using HLS directives to make trade-offs between cost and performance. However, the lack of reliable quality of results (QoR) estimates in current HLS tools hampers efficient decision-making in design optimization.

IEEE ACCESS (2023)

Proceedings Paper Engineering, Electrical & Electronic

Enhanced Exploration of Neural Network Models for Indoor Human Monitoring

Giorgia Subbicini, Luciano Lavagno, Mihai T. Lazarescu

Summary: Indoor human monitoring is important for various applications, but faces challenges with sensor noise and signal processing. This study explores the use of capsule networks and temporal convolutional networks to optimize neural network architectures and improve the accuracy and resource efficiency of indoor human localization and tracking.

2023 9TH INTERNATIONAL WORKSHOP ON ADVANCES IN SENSORS AND INTERFACES, IWASI (2023)

Article Computer Science, Information Systems

Mix & Latch:An Optimization Flow for High-Performance Designs With Single-Clock Mixed-Polarity Latches and Flip-Flops

Filippo Minnella, Jordi Cortadella, Mario R. Casu, Mihai T. Lazarescu, Luciano Lavagno

Summary: Flip-flops are commonly used in synchronous circuits, but designs based on latches can be more efficient in terms of frequency and area. The Mix & Latch methodology proposes a single clock tree and a mixed distribution of positive-and negative-edge-triggered flops, and positive-and negative-level-sensitive latches to increase the operating frequency of synchronous digital circuits. The technique is validated using a 28 nm CMOS FDSOI technology, achieving significant improvements in operating frequency and circuit area.

IEEE ACCESS (2023)

Article Computer Science, Information Systems

FPGA Acceleration of 3GPP Channel Model Emulator for 5G New Radio

Nasir Ali Shah, Mihai T. Lazarescu, Roberto Quasso, Salvatore Scarpina, Luciano Lavagno

Summary: This paper proposes an efficient re-configurable implementation of the 3DSCM on FPGAs using a design flow based on HLS. By using parallelization and platform-specific optimization techniques, it achieves higher performance than CPU and GPU, while reducing energy consumption.

IEEE ACCESS (2022)

Article Computer Science, Information Systems

Array-Specific Dataflow Caches for High-Level Synthesis of Memory-Intensive Algorithms on FPGAs

Giovanni Brignone, M. Usman Jamal, Mihai T. Lazarescu, Luciano Lavagno

Summary: In this paper, we propose an automated FPGA memory management system through a configurable C++ source-level cache in Xilinx Vitis HLS. Our experimental results show that our cache significantly speeds up the execution of various benchmarks compared to the default HLS solution, while requiring limited optimization effort.

IEEE ACCESS (2022)

Article Computer Science, Information Systems

High-Level Annotation of Routing Congestion for Xilinx Vivado HLS Designs

Osama Bin Tariq, Junnan Shan, Georgios Floros, Christos P. Sotiriou, Mario R. Casu, Mihai Teodor Lazarescu, Luciano Lavagno

Summary: Customized programmable platforms like FPGAs have become crucial for improving software execution performance. Our proposed high-level back-annotation flow helps developers quickly identify congestion causes at the source level and solve them efficiently.

IEEE ACCESS (2021)

暂无数据