CMOS-Analogous Wafer-Scale Nanotube-on-Insulator Approach for Submicrometer Devices and Integrated Circuits Using Aligned Nanotubes

标题
CMOS-Analogous Wafer-Scale Nanotube-on-Insulator Approach for Submicrometer Devices and Integrated Circuits Using Aligned Nanotubes
作者
关键词
-
出版物
NANO LETTERS
Volume 9, Issue 1, Pages 189-197
出版商
American Chemical Society (ACS)
发表日期
2008-12-17
DOI
10.1021/nl802756u

向作者/读者发起求助以获取更多资源

Find Funding. Review Successful Grants.

Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.

Explore

Discover Peeref hubs

Discuss science. Find collaborators. Network.

Join a conversation