Scalable network-on-chip architecture for configurable neural networks

标题
Scalable network-on-chip architecture for configurable neural networks
作者
关键词
-
出版物
MICROPROCESSORS AND MICROSYSTEMS
Volume 35, Issue 2, Pages 152-166
出版商
Elsevier BV
发表日期
2010-08-14
DOI
10.1016/j.micpro.2010.08.005

向作者/读者发起求助以获取更多资源

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started

Ask a Question. Answer a Question.

Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.

Get Started