High performance VLSI architecture for block based visible image watermarking

标题
High performance VLSI architecture for block based visible image watermarking
作者
关键词
-
出版物
INTERNATIONAL JOURNAL OF ELECTRONICS
Volume 99, Issue 9, Pages 1191-1206
出版商
Informa UK Limited
发表日期
2012-03-19
DOI
10.1080/00207217.2011.653953

向作者/读者发起求助以获取更多资源

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started