Efficient FPGA implementation of a high-quality super-resolution algorithm with real-time performance

标题
Efficient FPGA implementation of a high-quality super-resolution algorithm with real-time performance
作者
关键词
-
出版物
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS
Volume 57, Issue 2, Pages 664-672
出版商
Institute of Electrical and Electronics Engineers (IEEE)
发表日期
2011-07-27
DOI
10.1109/tce.2011.5955206

向作者/读者发起求助以获取更多资源

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started

Ask a Question. Answer a Question.

Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.

Get Started