Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops

标题
Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops
作者
关键词
-
出版物
出版商
Institute of Electrical and Electronics Engineers (IEEE)
发表日期
2009-02-26
DOI
10.1109/tcsii.2008.2010189

向作者/读者发起求助以获取更多资源

Find the ideal target journal for your manuscript

Explore over 38,000 international journals covering a vast array of academic fields.

Search

Add your recorded webinar

Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.

Upload Now