Synchronous Non-Volatile Logic Gate Design Based on Resistive Switching Memories

标题
Synchronous Non-Volatile Logic Gate Design Based on Resistive Switching Memories
作者
关键词
-
出版物
出版商
Institute of Electrical and Electronics Engineers (IEEE)
发表日期
2013-08-24
DOI
10.1109/tcsi.2013.2278332

向作者/读者发起求助以获取更多资源

Find the ideal target journal for your manuscript

Explore over 38,000 international journals covering a vast array of academic fields.

Search

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started