期刊
IEEE JOURNAL OF SOLID-STATE CIRCUITS
卷 46, 期 1, 页码 173-183出版社
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/JSSC.2010.2079450
关键词
2D-routing; CMOS digital integrated circuits; DDR3 controllers; dynamic voltage frequency scaling (DVFS); IA-32; message passing; network-on-chip (NoC)
This paper describes a multi-core processor that integrates 48 cores, 4 DDR3 memory channels, and a voltage regulator controller in a 6 x 4 2D-mesh network-on-chip architecture. Located at each mesh node is a five-port virtual cut-through packet-switched router shared between two IA-32 cores. Core-to-core communication uses message passing while exploiting 384 KB of on-die shared memory. Fine grain power management takes advantage of 8 voltage and 28 frequency islands to allow independent DVFS of cores and mesh. At the nominal 1.1 V supply, the cores operate at 1 GHz while the 2D-mesh operates at 2 GHz. As performance and voltage scales, the processor dissipates between 25 W and 125 W. The 567 mm(2) processor is implemented in 45 nm Hi-K CMOS and has 1.3 billion transistors.
作者
我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。
推荐
暂无数据