A 100 MHz Ladder FeRAM Design With Capacitance-Coupled-Bitline (CCB) Cell

标题
A 100 MHz Ladder FeRAM Design With Capacitance-Coupled-Bitline (CCB) Cell
作者
关键词
-
出版物
IEEE JOURNAL OF SOLID-STATE CIRCUITS
Volume 46, Issue 3, Pages 681-689
出版商
Institute of Electrical and Electronics Engineers (IEEE)
发表日期
2011-01-07
DOI
10.1109/jssc.2010.2098210

向作者/读者发起求助以获取更多资源

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started