4.6 Article

Enhanced Operation in Charge-Trapping Nonvolatile Memory Device With Si3N4/Al2O3/HfO2 Charge-Trapping Layer

期刊

IEEE ELECTRON DEVICE LETTERS
卷 33, 期 10, 页码 1351-1353

出版社

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LED.2012.2209624

关键词

Band engineering; high-k; Si3N4; stacked charge-trapping (CT) layer

资金

  1. National Science Council of Taiwan

向作者/读者索取更多资源

A stacked Si3N4/HfO2 charge-trapping (CT) layer was proposed to improve erase operation and retention for CT nonvolatile memory (NVM) devices. The improvement can be attributed to the smaller valence band offset of Si3N4 to Si and the higher barrier for electron detrapping from HfO2 to Si3N4. The programming and retention characteristics of CT NVM devices can be further enhanced by inserting Al2O3 between Si3N4 and HfO2 as the CT layer. This is because most of the injecting charges are trapped at the Si3N4/Al2O3 interface, and Al2O3 also provides a high barrier for electron detrapping.

作者

我是这篇论文的作者
点击您的名字以认领此论文并将其添加到您的个人资料中。

评论

主要评分

4.6
评分不足

次要评分

新颖性
-
重要性
-
科学严谨性
-
评价这篇论文

推荐

暂无数据
暂无数据